Display apparatus

ABSTRACT

A display apparatus including a display panel including a pixel electrode and a plurality of first signal lines transmitting a driving signal to the pixel electrode, a conductive member on the first signal lines, the conductive member having a resin, and a second signal line on the conductive member, the second signal line having an opening through which the resin travels to couple the second signal line with one of the first signal lines.

CROSS REFERENCE TO RELATED APPLICATION

The present application claims priority from Korean Patent Application No. 2004-46930, filed on Jun. 23, 2004, which is hereby incorporated by reference for all purposes as if fully set forth herein.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a display apparatus, particularly, the present invention relates to a display apparatus capable of improving an image display quality.

2. Description of the Related Art

A display apparatus displays an image based on data of an electric signal that is processed by an information processing apparatus. The display apparatus may include a liquid crystal display (DCD), an organic light emitting display (OLED), or the like.

A liquid crystal display (LCD) apparatus displays an image using a liquid crystal, which has electronic and optical characteristics. The LCD apparatus includes a display panel assembly and a backlight assembly. The display panel assembly controls the liquid crystal. The backlight assembly supplies the display panel assembly with a light.

The display panel assembly includes a display panel, a chip on film (COF), and an anisotropic conductive film (ACF). The display panel has the liquid crystal, and a plurality of signal lines. The COF includes a plurality of signal lines transmitting a driving signal to the display panel. The signal lines of the COF and the signal lines of the display panel are coupled via the ACF film.

The ACF film includes a resin having conductive particles. The ACF film is provided between the signal lines of the COF and the signal lines of the display panel.

The ACF film is heated and compressed so that the signal lines of the COF are coupled with the signal lines of the display panel through the conductive particles of the ACF film resin.

However, when portions of the signal lines increase, the resin may not be sufficiently ejected from a space between the signal lines of the display panel and the signal lines of the COF and the conductive particles may not contact the signal lines. Therefore, the signal lines of the display panel may be disconnected from the signal lines of the COF.

SUMMARY OF THE INVENTION

The present invention provides a display apparatus capable of improving an image display quality.

Additional features of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention.

The present invention discloses a display apparatus including a display panel including a pixel and a plurality of first signal lines transmitting a driving signal to the pixel electrode, a conductive member on the first signal lines, the conductive member having a resin, and a second signal line on the conductive member, the second signal line having an opening through which the resin travels to couple the second signal line with one of the first signal lines.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

FIG. 1 is a partially cut out perspective view showing a display apparatus according to an embodiment of the invention.

FIG. 2 is a cross-sectional view taken along a line I₁-I₂ of FIG. 1.

FIG. 3 is a plan view showing a portion ‘A’ of FIG. 1.

FIG. 4 is a plan view showing a display apparatus according to an embodiment of the invention.

FIG. 5 is a plan view showing timing signal lines, driving signal lines, and gate signal lines of FIG. 4.

FIG. 6 is a cross-sectional view taken along a line II₁-II₂ of FIG. 4.

DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

It should be understood that the exemplary embodiments of the present invention described below may be modified in many ways without departing from the inventive principles disclosed herein, and the scope of the present invention is therefore not limited to these particular following embodiments. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will convey the concept of the invention to those skilled in the art by way of example and not of limitation. The present invention is described below with reference to the accompanying drawings.

FIG. 1 is a partially cut out perspective view showing a display apparatus according to an embodiment of the invention. FIG. 2 is a cross-sectional view taken along a line I₁-I₂ of FIG. 1. FIG. 3 is a plan view showing a portion ‘A’ of FIG. 1.

Referring to FIGS. 1, 2, and 3, the display apparatus 400 includes a thin film transistor (TFT) substrate 100, a liquid crystal layer 300, and a color filter substrate 200.

The TFT substrate 100 includes first signal lines 115, a pixel electrode 130, a TFT 140, a chip on film (COF) 150, and an anisotropic conductive film (ACF) 160.

The TFT substrate 100 includes a plurality of pixel electrodes 130 that are arranged in an array or matrix shape. Each of the pixel electrodes 130 has a transparent conductive material. For example, the number of pixel electrodes 130 in the display apparatus 400 having a resolution of 1024×768 is 1024×768×3.

The first signal lines 115 may include gate signal lines 110 and data signal lines 120. The first signal lines 115 may have different areas from one another. One of the first signal lines 115 has a first area. The gate data signal lines 110 are extended in a first direction. When the display apparatus 400 has the resolution of 1024×768, the display apparatus 400 includes 768 gate lines 110 that are arranged in a second direction that is substantially perpendicular to the first direction.

The data signal lines 120 are insulated from the gate signal lines 110, and extend in the second direction. For example, when the display apparatus 400 has the resolution of 1024×768, the display apparatus 400 includes 1024×3 data signal lines 120 arranged in the first direction.

The TFT 140 is adjacent to a region where each of the gate signal lines 110 crosses each of the data signal lines 120. The TFT 140 may include a gate electrode G, a channel layer C, a source electrode S and a drain electrode D. The gate electrode G is coupled with each of the gate signal lines 110. The channel layer C is provided on the gate electrode G. The channel layer C is insulated from the gate electrode G. The source electrode S is provided on the channel layer C and is coupled with each of the data signal lines 120. The drain electrode D is provided on the channel layer C and is coupled with each of the pixel electrodes 130.

The COF 150 is coupled with the first signal lines 115 and transmits a driving signal to the first signal lines 115.

The COF 150 includes a base body 152, a driving integrated circuit (not shown), and second signal lines 155. Each of the second signal lines 155 may include an ejection opening 154. When the COF 150 and the TFT substrate 100 are compressed together, a resin 162 may be ejected therebetween through the ejection opening 154.

The base body 152 may be a flexible film. The driving integrated circuit (not shown) is provided on the base body 152. The driving integrated circuit (not shown) outputs the driving signal according to an image signal to the second signal lines 155.

The ACF 160 is provided on end portions of the first signal lines 115. The ACF 160 includes the resin 162, having, for example, conductive balls 164 provided therein.

The second signal lines 155 overlap the ACF 160. The ACF 160 is heated and/or compressed between the TFT substrate 100 and the COF 150 so that the first signal lines 115 coupled with the second signal lines 155 via the conductive particles 164.

When the ACF 160 compresses, the resin 162 ejects from the space between the first signal lines 115 and the second signal lines 155.

When an area of each of the first signal lines 115 increases, which decrease an electric resistance of each of the first signal lines 115, an amount of the resin 162 remaining between the first signal lines 115 and the second signal lines 155 also increases and the first signal lines 115 disconnect from the second signal lines 155.

According to an embodiment of the invention, each of the second signal lines 155 may include an ejection opening 154 so that the resin 162 between the first and second signal lines 115 and 155 ejects through the ejection opening 154.

A second signal line 155 corresponding to the first signal line 115 is divided into a plurality of second signal line portions. Each of the second signal line portions has a smaller area than the area of the corresponding first signal line. The ejection opening 154 is formed between the second signal line portions positioned adjacent to each other. A plurality of ejection openings may be formed between the second signal line portions. For example, as shown in FIG. 2, the ejection opening 154 is substantially parallel with the second signal lines 155 so that it may rapidly eject the resin 162. Alternatively, the ejection opening 154 may be substantially parallel with a diagonal direction of each of the second signal lines 155.

When the ACF 160 between the first signal lines 115 and the second signal lines 155 is heated and compressed, the resin 162 ejects through the ejection openings 154 so that the first signal lines 115 are coupled with the second signal lines 155, respectively.

Referring again to FIG. 1, the color filter substrate 200 corresponds with the TFT substrate 100. The color filter substrate 200 includes color filters and a common electrode. The color filters of the color filter substrate 200 have same number and arrangement as the pixel electrodes 130 of the TFT substrate 100. The common electrode is provided on a surface of the color filter substrate 200 such that the common electrode corresponds with the pixel electrodes 130.

The liquid crystal layer 300 is provided between the TFT substrate 100 and the color filter substrate 200.

According to an embodiment of the invention, when the COF 150 and the TFT substrate 100 are compressed together, the resin 162 between the COF 150 and the TFT substrate 100 may eject through the ejection opening 154 so that the first signal lines 115 are coupled with the second signal lines 155, respectively.

FIG. 4 is a plan view showing a display apparatus according to another embodiment of the invention. FIG. 5 is a plan view showing a portion ‘B’ of FIG. 4. FIG. 6 is a cross-sectional view taken along a line II₁-II₂ of FIG. 4. The display apparatus of FIGS. 4, 5, and 6 is same as the display apparatus in FIGS. 1, 2, and 3 except a TFT substrate. Thus, the same reference numerals will be used to refer to the same or similar parts as those described in FIGS. 1, 2, and 3, and any further explanation will be omitted as necessary.

Referring to FIGS. 4, 5, and 6, a TFT substrate 100 of the display apparatus 400 includes an integrated printed circuit board 170, first signal lines 115, a TFT 140, a pixel electrode 130, first chip on films (COF) 150, second COFs 157, anisotropic conductive films (ACF) 160, and third signal lines 180. Each of the first COF 150 and the second COFs 157 includes second signal lines 155.

The TFT substrate 100 includes a plurality of pixel electrodes 130 that are arranged in an array or a matrix shape. Each of the pixel electrodes 130 is made with a transparent conductive material. For example, the number of the pixel electrodes 130 in the display apparatus 400 having a resolution of 1024×768 is 1024×768×3.

According to an embodiment of the invention, as shown in FIG. 4, the first signal lines 115 includes gate signal lines 110 and data signal lines 120.

The gate signal lines 110 are extended in a first direction. For example, when the display apparatus 400 has the resolution of 1024×768, the display apparatus 400 includes 768 gate lines 110 that are arranged in a second direction that is substantially perpendicular to the first direction.

The data signal lines 120 are insulated from the gate signal lines 110 and extend in the second direction. For example, when the display apparatus 400 has the resolution of 1024×768, the display apparatus 400 includes 1024×3 data signals 120 that are arranged in the first direction.

The TFT 140 is adjacent to a region where each of the gate signal lines 110 crosses each of the data signal lines 120. The TFT 140 may include a gate electrode G, a channel layer C, a source electrode S, and a drain electrode D. The gate electrode G is coupled to each of the gate signal lines 110. The channel layer C is provided on the gate electrode G. The channel layer C is insulated from the gate electrode G. The source electrode S is provided on the channel layer C and coupled with each of the data lines 120. The drain electrode D is provided on the channel layer C and coupled with each of the pixel electrodes 130.

The first CFO 150 and the second COF 157 are coupled with the gate signal lines 110 and the data signal lines 120 and transmit a driving signal to the gate signal lines 110 and the data signal lines 120, respectively.

The first CFO 150 and the second COF 157 each include a base body 152 and a driving integrated circuit (not shown).

The base body 152 may be a flexible film. The driving integrated circuit (not shown) may be provided on the base body 152. The driving integrated circuit (not shown) outputs the driving signal to the second signal lines 155 according to an image signal.

The integrated printed circuit board 170 is coupled with the second COF 157 that is electrically connected with the data signal lines 120 of the TFT substrate 100. The integrated printed circuit board 170 sends a gate driving signal and a data driving signal to the gate signal lines 110 and the data signal lines 120, respectively, according to an image signal that is externally provided to the integrated printed circuit board 170.

The integrated printed circuit board 170 outputs the data driving signal to the data signal lines 120 through the second signal lines 155 and the driving integrated circuit that is on the second COF 157. The second COF 157 is coupled with the data signal lines 120.

The TFT substrate 100 includes the third signal lines 180 to transmit the gate driving signal generated from the integrated printed circuit board 170 to the first COF 150 that is coupled with the gate signal lines 110.

The third signal lines 180 are provided on the TFT substrate 100 and spaced apart from the gate lines 110 and the data lines 120. According to an embodiment of the invention, as shown in FIG. 6, the third signal lines 180 are provided adjacent to a corner area of the TFT is substrate 100 between the first CFO 150 and the second COF 157. The third signal lines 180 include driving voltage lines 183 and timing signal lines 184.

The driving voltage lines 183 include a gate turn-on signal line 181 and a gate turn-off signal line 182. A turn-on signal (V_(on)) is applied to the gate electrode G via the gate turn-on signal line 181 to turn on the TFT 140. A turn-off signal (V_(off)) is applied to the gate electrode G via the gate turn-off signal line 182 to turn off the TFT 140.

A timing signal may be applied to the timing signal lines 184 to control the turn-on signal (V_(on)) and the turn-off signal (V_(off)) that are applied to the gate lines 110.

A voltage applied to the driving voltage line 183 has a high level, e.g., a high voltage; and the driving voltage line 183 is sufficiently sized so as to decrease an electric resistance of the driving voltage line 183. A voltage that is applied to the timing signal line 184 is lower than a voltage that is applied to the driving voltage line 183, therefore, an area of timing signal line 184 is smaller than an area of the driving voltage line 183.

End portions of the third signal lines 180 are coupled with the second signal lines 155 of one of the second COFs 157, which is adjacent to the first COFs 150, so that the gate driving signal is applied from the integrated printed circuit board 170 to the third signal lines 180. Remaining end portions of the third signal lines 180 are coupled with the gate signal lines 110 of one of the first COFs 150, which is adjacent to the second COFs 157. The first COFs 150 are coupled together through connecting lines 185.

The TFT substrate 110 having the first signal line 115 and the third signal line 180 coupled with the first COF 150 and the second COF 157 through the ACFs 160.

The ACFs 160 are provided on end portions of the first signal line 115 and the third signal line 180. Each of the ACFs 160 includes a resin having conductive particles.

The second signal lines 155 that are provided on the first CFO 150 and the second COF 157 overlap with the ACFs 160. The ACFs 160 provided between the second signal lines 155 and the first and third signal lines 115 and 180 are heated and compressed so that the second signal lines 155 are coupled with the first signal line 115 and the third signal line 180 via the ACFs 160.

According to an embodiment of the invention, one of the first signal line 115 and the third signal line 180 has a first area. A second signal line 155 corresponding to the one of the first signal line 115 and the third signal line 115 is divided into a plurality of second signal line portions. Each of the second signal line portions is smaller than the one of the first signal line 115 and the second signal line 180, e.g., the second signal line portion.

The ejection opening 154 may be formed between the second signal line portions adjacent to each other. A plurality of ejection openings 154 may be formed between the second signal line portions. For example, the ejection opening 154 may be substantially parallel with the second signal lines 155 to rapidly eject the resin 162, as is shown in FIG. 6. Alternatively, the ejection opening 154 may be substantially parallel with a diagonal direction of each of the second signal lines 155.

When the ACFs 160 provided between the first signal line 115 and the third signal line 180 of the TFT substrate 100 and the second signal line 155 of the COF 150 are heated and compressed, the resin 162 is ejected through the ejection openings 154 so that the first signal line 115 and the third signal line 180 are coupled with the second signal lines 155, respectively.

According to an embodiment of the invention, when the COF 150 and the TFT substrate 100 are compressed together, the resin 162 provided between the COF 150 and the TFT substrate 100 may eject through the ejection opening 154 so that the first signal line 115 and the third signal line 180 are coupled with the second signal line 155, respectively.

According to an embodiment of the invention, when the ACF is provided between two signal lines corresponding with each other, the resin of the ACF rapidly ejects from the space between the signal lines, thereby preventing a disconnection between the signal lines. Therefore, an image display quality of the display apparatus may be improved.

It will be apparent to those skilled in the art that various modifications and variation can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents. 

1. A display apparatus comprising: a display panel comprising a pixel electrode and a plurality of first signal lines transmitting a driving signal to the pixel electrode; a conductive member formed with resin and provided on the first signal lines; and a second signal line that is provided on the conductive member and comprises an opening where the resin travels to couple the second signal line with one of the first signal lines.
 2. The apparatus of claim 1, wherein the first signal lines comprise: a gate signal line receiving a first driving signal, and a data signal line receiving a second driving signal, wherein the data signal line crosses the gate signal line.
 3. The apparatus of claim 2, wherein the thin film transistor is adjacent to a region where the gate signal line crosses the data signal line.
 4. The apparatus of claim 1, wherein each of the first signals lines has a first area, and a portion of the second signal line, which is divided by the opening, has a second area that is less than the first area.
 5. The apparatus of claim 1, wherein the ejection opening is extends in a direction that is substantially parallel with the first signal lines.
 6. The apparatus of claim 1, wherein the display panel further comprises: a plurality of third signal lines, wherein he third signal lines comprise a driving voltage line, having a first area, to receive a driving voltage, and a timing signal line, having a second area that is less than the first area, to receive a timing signal.
 7. The apparatus of claim 6, wherein the third signal lines comprise: a plurality of driving voltage lines, wherein the driving voltage lines include a gate turn-on signal line to apply a gate turn-on signal to the gate line and a gate turn-off signal line to apply a gate turn-off signal to the gate line.
 8. The apparatus of claim 1, wherein the resin of the conductive member comprises conductive particles coupling the second signal line with one of the first signal lines. 